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Abstract 
Cells with different front side pastes, processing parameters and substrate orientation were electrically characterized especially 
with regard to the series and contact resistance. Such cells were used for electrical measurements in an optical cryostat: VOC, dark 
current and I-V curves under illumination were acquired. Care was taken to provide optimum contacting of the cells and 
reproducible results could be obtained. Pastes of two different suppliers were processed and yielded significantly different 
microstructure and electrical properties. A large hysteresis in VOC of about 100 mV at 80 K was found for an overfired cell, the 
identical cell processed at optimum temperature yielded no hysteresis in VOC. Dark current measurements yielded differences for 
cells processed with different pastes, these differences increased with decreasing temperature. The temperature dependent series 
resistance was determined: at low temperatures (80 K) a metallic behaviour was seen that switched to semiconducting close to 
room temperature. From such measurements conclusions with respect to the current path can be drawn and are discussed. Planar 
cells were investigated for two different surface orientations, i.e. ¢100² and ¢111². Pyramidal shaped Ag crystallites form only in 
the ¢100² orientation, not in ¢111². The density of Ag colloids in the glass layer is significantly larger in the ¢111² orientation. The 
contact resistance of planar ¢111² cells was in the range of textured surfaces and was found to be smaller as compared to ¢100² 
orientation. This indicates that pyramidal Ag crystallites are not necessary for a low contact resistance and a percolative current 
path along the Ag colloids in the glass layer is proposed. 
© 2015 The Authors. Published by Elsevier Ltd. 
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1. Introduction 
For increasing the cell efficiency of solar cells a profound understanding of screen printed front side metallization 
is essential. This research topic has been investigated within the scope of the MikroSol project and first results were 
reported in [1], more detailed results were reported in a second paper at this workshop [2]. 
Textured mono-crystalline industrial solar cells processed on Cz-grown Si and with n-type emitters were analyzed 
within the MikroSol project. More than 2000 cells were processed with different pastes and processing conditions as 
well as different Si substrate orientations. Planar cells were processed on ¢100² and ¢111² oriented Si substrates. 
Such cells act as model systems for analyzing the effect of the surface orientation. Apart from the chemical 
composition of the paste and the processing parameters, the microstructure of the metallization layer is controlled by 
the crystallographic orientation of the Si substrate [3]. In a more recent publication the Ag precipitation phenomena 
at the Si-Ag interface were investigated [4], confirming the results presented in [3] and supporting the conclusions 
drawn in this paper. 
The microstructure of the contact region was investigated by scanning electron microscopy (SEM) and 
transmission electron (TEM) microscopy. In addition, energy dispersive X-ray (EDX) spectra both in the SEM and 
TEM were acquired to gain insight into the contact formation. However the poor detection limit of the EDX analysis 
does not allow to determine doping and impurity concentration in Si in the emitter and in the space charge region. To 
compensate for these shortcomings the electrical properties of the samples used for microstructural investigation 
were measured. In particular temperature dependent I-V measurements provide a complementary view to the 
findings of the microstructure analysis and yield a more detailed understanding of structure-property correlations.     
In a second paper also presented at this workshop [2] we summarize the results of the microstructural study of the 
same cells that were also used for this paper. New innovative analytics, including plan view sample preparation and 
quantitative chemical analysis were applied and yielded significantly new results, not being available before. 
Particularly important was the new finding that pyramidal shaped Ag crystallites form only on planar {100} surfaces 
but not on {111} surfaces and that planar {111} cells yielded a lower contact resistance [2]. In textured cells which 
contain {111} faces these pyramidal shaped Ag crystallites, therefore, appear only at the intersection of {111} 
planes, i.e. along the edges of the Si pyramids or at steps of such {111} planes. 
 
The possible current path at the front side metallization was subject of a number of papers, e.g. Cabrera et al. [5], 
and was reviewed by Schubert et al. [6]. Two different models were proposed: 
 
• A non-uniform current along a few Ag crystallites, establishing direct contact between the Si emitter and the bulk 
silver of the fingers , e.g. Ballif et al. [7] and Kontermann et al. [8]. 
• Current through regions with a thin interfacial glass layer containing a high density of Ag colloids as proposed by 
Cho et al. [9]. 
 
Only very few papers presented contact resistance measurements combined with detailed microstructural 
analysis, in which attention was given to the properties of the glass layer, e.g. Cho et al. [9]. 
With this paper we try to provide evidence that the electrical properties of solar cells, particularly contact 
resistance measured at room temperature and series resistance in the temperature range between 80 K and room 
temperature are essential for a more fundamental understanding of the structure-property correlation of the 
metallization and the relevant current path of the cells. 
2. Experimental 
Solar cells of two different geometries, i.e. textured and planar samples, were investigated in this paper (see 
Table 1). For textured cells, H-pattern Al-BSF solar cells were processed using p-type Cz-Si wafers. Planar samples 
were processed using p-type FZ (float zone) Si wafers. Details of the emitter processing and SiNx passivation and 
antireflection coating were described elsewhere [1]. Note that up to the emitter and the antireflection coating the 
wafers were processed identically within the two classes, i.e. Cz-grown and FZ-grown Si substrates. Thus, the 
individual cells differ by the screen printing process.  
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Table 1 summarizes the most important parameters of the large (15.6×15.6 cm2) cells measured in a commercial 
solar cell tester at Fraunhofer Institute for Solar Energy Systems (ISE). Note that within the MikroSol project more 
than 2000 cells were processed. The cells shown in table 1 were carefully selected and represent classes of cells with 
similar processing conditions yielding similar electrical parameters. Different front side pastes (FSP) were used; 
FSP1 was obtained from one supplier, FSP2 and FSP3 were obtained from a second supplier. It was found that cells 
being processed with FSP2 and FSP3 yielded similar electrical properties if the processing conditions were kept 
similar. Large differences in the series resistance, the contact resistance and the parallel resistance were found for 
pastes from different suppliers and results were summarized in [1] and [2].   
Textured cells in ¢100² orientation contain Si pyramids with {111} faces and are the standard geometry for 
industrial monocrystalline solar cells. Planar cells, i.e. shiny etched cells, were also investigated and served as model 
systems for correlating the microstructural features of the cells with pastes and crystallographic orientation of the 
substrate. 
Table 1. Electrical properties of investigated large (15.6×15.6 cm2) solar cells. 
Geometry Solar cells Substrate Paste TFF0 [°C] Ș (%) 
ȡc  
[m cm²] 
Rs 
[ȍ cm²] 
Rp  
[ȍ cm²] 
Textured 
#T1 (2129) Cz-Si ¢100² FSP1 900 16.9 21 0.90 4451 
#T2 (2017) Cz-Si ¢100² FSP2 900 17.8 4.7 0.74 35506 
#T3 (1004) Cz-Si ¢100² FSP2 900 18.0 5 0.61 32123 
#T4 (2111) Cz-Si ¢100² FSP1 960 13.6 131 3.9 4220 
Planar 
#P1 (1236) Fz-Si ¢100² FSP1 930 7.8 33 
#P2 (1204) Fz-Si ¢100² FSP3 930 16.1 - 
#P3 (1111) Fz-Si ¢111² FSP3 930 17.1 4.9 
 
2.1. Setup for measurements on small cells at room temperature 
Within this work small cells (1×1 cm2) were cut out from the large cells (15.6×15.6 cm2) by a diamond wire saw 
and forwarded to the electrical and microstructural characterization. The small-sample electrical measurements 
yielded I-V curves under dark and illuminated conditions; the setup is shown in Fig. 1.  Such measurements yield 
the spread of electrical data within one large cell. This allows to more precisely correlate electrical and 
microstructural data. In addition the small size cells were used for electrical measurements in an optical cryostat at 
temperatures between 80 K and room temperature as described below. In the setup shown in Fig. 1 electrical 
contacting is done by a spring platform and about four fingers are contacted by two Cu plates. This clamping 
method (Fig. 2) was found to be effective and yielded good reproducibility when remounting a cell or rotating a cell 
by 180°. For the majority of measurements the small cells did not contain busbars and clamping of the Cu plates to 
the fingers established the contact. During the measurements the samples were illuminated by a LED which was 
found to give excellent time stability of the illumination. Because of the small cell size the illumination was 
sufficient and could be realized at a much reduced cost amount as compared to standard sun light sources. All the 
cells investigated in this paper were also measured as large cells with a standard sun light source. We were not 
interested in absolute values at standard sun light source condition for the small samples. Therefore, this approach 
appeared to be completely sufficient. It is clear that the spectrum of the LED light source differs from that of 
standard sun light sources. 
Table 2 summarizes the results of the electrical measurements and contains results measured under standard sun 
light source condition for the large cells and results of the small cells measured with a LED light source. For the 
small cell measurements, the intensity of the illumination was adjusted such that the VOC corresponded to the value 
of the large cell measurements. As a consequence of the different spectra of the two light sources the short circuit 
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current densities differed for the large cell and small cell measurement (see Table 2). In addition, the parallel 
resistance Rp was found to decrease for the small cells due to the larger ratio of edge length vs. cell surface. The 
series resistance of the small cells was only enlarged by about 1  as compared to the large cells indicating a high 
quality contacting. 
All electrical measurements were taken in the forward bias direction. Every electrical measurement curve shown 
in this paper was measured at least twice to guarantee reproducibility. Also for the majority of small cells several 
pieces of the same large cell were measured in order to identify errors due to the measurement; however, no such 
errors were found. It could be shown that all relevant effects discussed in this paper were equally reproducible in all 
small cells of the same wafer.  This guide line was carried out for measurements at room temperature but also for 
measurements in the optical cryostat. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. Setup for small cell measurements at room temperature. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. Small cell contacting for room temperature measurements by clamping (left) and for measurements in the optical cryostat by soldering to 
the busbar (right). 
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Table 2. Small cell electrical properties extracted from I-V measurements at room temperature. 
 
2.2. Setup for measurement on small cells in an optical cryostat 
Small cells 1×1 cm2 to 1×1.5 cm2 in size were measured in an optical cryostat and VOC, dark current I-V curves 
and I-V curves under illumination were acquired. Cells used in the cryostat contained a busbar to which a wire was 
soldered (Fig. 2). The same LED light source was used as for the clamping platform described before. The I-V 
curves acquired in the cryostat and in the clamping platform at room temperature were compared (Fig. 3) and 
satisfactory agreement was found. At room temperature, cells measured in the clamping platform and in the cryostat 
with soldered contacts yielded similar results (not shown here). We found good reproducibility, small spread for 
cells with high efficiency and comparable series resistance as in large cell measurements. From this, the contacting 
technology applied was considered to be adequate and no further changes were implemented. 
 
Sample Paste  TFF0 [°C]  Cell (size) [cm
2] Ș [%] VOC [V]  
jsc 
[mA/cm2] 
Rs  
[ ȍ cm²] 
Rp  
[ ȍ cm²] 
Measured by 
(UT = University 
of Tübingen) 
1115 
  
FSP2 
  
900 
Full Wafer 
(15.6x15.6) 17.6 0.622 36.1 0.7 35017 ISE 
Cell 1 (1x1) 17.6 0.622 48.3 1.4 1025 
UT 
Cell 2 (1x1) 17.8 0.622 47.3 1.4 966 
Cell 3 (1x1) 17.5 0.622 47.5 1.4 1522 
Cell 4 (1x1) 18.1 0.622 48.4 1.4 1152 
Average of Cells 1-4 17.8 0.622 47.9 1.4 1166 
#T1 (2129) 
  
  
 FSP1 
  
  
900 
Full Wafer 
(15.6x15.6) 16.9 0.609 36.1 0.9 4451 ISE 
Cell 1 (1x1) 16.7 0.615 48.0 1.9 703 
UT 
Cell 2 (1x1) 16.8 0.615 48.6 1.9 792 
Cell 3 (1x1 ) 16.6 0.615 47.7 2.4 851 
Cell 4 (1x1) 14.9 0.608 48.6 2.2 222 
Average of Cells 1-4 16.3 0.613 48.2 2.1 642 
#T3 (1004) FSP2 900 Full Wafer (15.6x15.6)   18.0 0.620  36.8  0.6 32123  ISE 
#T4 (2111) 
  
  
 FSP1 
  
  
960 
Full Wafer 
(15.6x15.6) 13.6 0.613 35.9 3.9 4494 ISE 
Cell 1 (1x1) 14.0 0.615 47.8 3.2 522 
UT 
Cell 2 (1x1) 13.8 0.608 47.6 3.2 562 
Cell 3 (1x1) 10.9 0.608 47.3 5.0 99 
Cell 4 (1x1) 13.2 0.614 48.4 4.2 535 
Average of Cells 1-4 13.0 0.611 47.8 3.9 430 
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Fig. 3. I-V curves obtained at room temperature by clamping to the measurement platform for two different small cells of #T3 (1004), i.e. cell A 
(left) and cell B (right). The results are compared with the I-V curves of cell D that was measured in the cryostat. 
3. Results 
3.1. Textured cells on Cz-grown Si Substrates 
Electrical properties of large solar cells were investigated at room temperature only. The results are summarized 
in Ref. 1 and in Table 1. At room temperature cells with FSP1 yielded a small parallel resistance and high series and 
contact resistance, whereas cells with FSP 2 and 3 yielded a large parallel resistance and small series and contact 
resistance. Detailed microstructural analysis of these samples were carried out and are summarized in another 
contribution of this workshop [2].  
For a more in depth understanding of electrical properties and for a better correlation with microstructural data 
and processing conditions it was decided to measure small cells in an optical cryostat.   
  
Table 3. Effect of processing conditions on Voc hysteresis and type of dark current I-V curve 
Sample Si 
surface 
Paste TFF0 [°C] Voc  hysteresis 
at 80 K [mV] 
Dark current I-V curve 
type 
#T1 (2129) textured 
¢100² 
FSP1 900 1 type 2: large currents at small 
voltages 
#T3 (1004) textured 
¢100² 
FSP2 900 11 type 1: small currents at small 
voltages 
#T4 (2111) textured 
¢100² 
FSP1 960 107 type 3: strongly hysteretic 
#P1 (1236) planar 
¢100² 
FSP1 930 - type 1 
#P3 (1111) planar 
¢111² 
FSP3 930 - type 1 
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3.1.1. VOC measurements  
 
I-V measurements under illumination for lower temperatures yielded non-reproducible I-V curves the 
irreproducibility arising due to the illumination. To investigate this degradation effect, it was found sufficient to 
measure the temperature behavior of Voc, which yielded significant hysteresis. For dark current measurements this 
effect has not been observed, therefore, the I-V characterization of the cells presented in the subsequent sections was 
carried out in the dark to avoid such degradation. 
Measurements in the cryostat between 80 K and room temperature yielded hysteresis effect at 80 K, particularly 
large for one of the samples: I-V curves under illumination could be reproduced at room temperature but not at low 
temperatures (80 K), see Fig. 4 and Table 3.  Therefore, rather than acquiring the full I-V curve, VOC was 
determined as a function of temperature for the investigated samples. Each of the cells was cycled twice between 80 
K and room temperature under illuminated conditions, the short circuit current was approximately 20 mA (13 
mA/cm2) at room temperature. 
The sample under investigation was kept in a dark state at room temperature to allow for a full recovery of  any 
hysteresis effects prior to the VOC measurements. In the absence of illumination the cell was cooled down to 80 K. 
After waiting for half an hour at 80 K the cell was exposed to light and the temperature was increased in 6 K 
increments. At each temperature VOC was measured (1. run, Fig. 4). After 1h, room temperature was reached and the 
cell was immediately cooled down to 80K, while continuously being illuminated. Starting again at 80K the 
temperature cycle with 6 K increments was carried out up to room temperature (2. run, Fig.4).  
Fig. 4 summarizes the experimentally obtained VOC data of three small cells: Two cells were processed with 
FSP1 and one was processed with FSP2. Sample #T1 (2129) (FSP1) and #T3 (1004) (FSP2) were processed under 
optimal firing (TFF0 = 900°C), whereas sample #T4 (2111) (FSP1) was processed at a too high temperature 
(overfired, TFF0 = 960 °C). For this latter cell a large hysteresis was found in VOC at 80 K, yielding a difference in 
VOC of 107 mV measured in two independent VOC temperature series. For cell #T3 (1004) a hysteresis of 11 mV was 
found, the smallest hysteresis was found for cell #T1 (2129), about 1 mV, see Table 4. The overfired cell #T4 (2111) 
showed significant lateral inhomogeneities with respect to the observed hysteresis. 
 
 
Fig. 4. Temperature dependent VOC measurement for the different small cells. Cell #T1 (2129) shows almost no hysteresis, a slight hysteresis is 
seen for cell #T3 (1004). The largest hysteresis (> 100 mV) at 80 K is seen for cell #T4 (2111), indicated by arrow.  
Repeated measurements on different days after keeping the cell for hours in the dark yielded reproducible VOC 
data. Therefore, this hysteresis could be reproduced and its origin could be clearly related to the processing of Cz-Si 
substrates and the used processing conditions. Note that the effect only appeared at a certain processing temperature 
(overfiring, TFF0 = 960°C), a cell with the same paste but optimally chosen processing temperature (#T1 (2129), TFF0 
= 900 °C) did not show a VOC hysteresis.  This observed effect was most apparent at 80 K whereas at room 
temperature the hysteresis disappeared. The time constant for regenerating the cell in the dark and re-measuring the 
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original values for VOC was about 1h. B-O defects [10] activated by the illumination were considered to be 
responsible for the observed hysteresis. It is assumed that the defect densities strongly increase at room temperature, 
however, that the degrading electrical effect is most strongly apparent at lower temperatures, e.g. 80 K. Dark current 
measurements did not yield hysteresis effects for this sample. 
 
With this we prove that a simple VOC measurement carried out in a cryostat yielded a significant new result: by 
the illumination the properties of the cell degraded. This hysteresis effect appeared most strongly at low 
temperatures and no hysteresis was seen at  room temperature. Such an effect has not been reported before with 
respect to the processing conditions because measurements significantly below room temperature are hardly 
reported. 
3.1.2. Dark current measurements 
 
The results of the dark current measurements are shown in Fig. 5. In Fig. 5a and b the temperature dependence of 
the I-V curves are shown in a semi-logarithmic plot. The I-V curves of the two cells differed significantly less at 
room temperature (Fig. 5d) as compared to 80 K (Fig. 5c). Marked differences between the two cells appeared at 
low temperatures (Fig. 5c). Cell #T1 (2129) has a significantly larger saturation current density at low temperatures 
(Fig. 5a and c) as compared to cell #T3 (1004) (Fig. 5b and c).  
 
 
(a)  (b) 
(c) (d) 
Fig. 5. Semi-logarithmic plots of the temperature dependent dark current for small cells processed with FSP1 (#T1 (2129), a) and FSP 2 (#T3 
(1004), b). Note the difference of type 1 and type 2 I-V curves. Selected semi-logarithmic plots of the dark current at 80 K (c) and 300 K (d).  
 
 
type 2 type 1 
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3.1.3. Series resistance measurement 
 
Temperature dependent series resistance measurements were carried out by acquiring temperature dependent 
dark current I-V curves and I-V curves under illumination. The series resistance is extracted from a dark and an 
illuminated I-V curve for each temperature point. The dark curve is shifted by the short circuit current value 
obtained in the illuminated I-V measurement. The difference between VOC and the corresponding voltage value of 
the shifted curve Vshift divided by the short circuit current Isc yields the series resistance [11]: 
 
                                        ܴݏ ൌ 
ܸݏ݄݂݅ݐെܸ݋ܿ
ܫݏܿ
 
      
 
The illuminated I-V curves for all samples were acquired at short circuit currents of 54-56 mA (measured at room 
temperature).   
 
(a) (b) 
(c) (d) 
Fig. 6. Temperature dependent series resistance for the different small cell samples: (a)  #T1 (2129) (FSP1) (b) #T4 (2111) (FSP1) overfired, (c) 
#T3 (1004-1) (FSP2) and (d) #T3 (1004-2) (FSP2)   
Results of the series resistance are shown in Fig. 6, two different small cells of sample #T3 (1004) (FSP2) were 
measured (Fig. 6c and d). Note the differences in series resistance between optimally fired cells (#T1 (2129), Fig. 
6a, #T3 (1004) Fig. 6c and d) and the overfired cell (#T4 (2111), FSP1, Fig. 6b). For optimally fired cells the series 
resistance was between 0.2 and 0.55 ȍ, whereas the overfired cell yielded significantly larger values, between 1 and 
2.6 ȍ. 
For optimally fired cells (Fig. 6a, c and d) the series resistance increases linearly at low temperatures (80 K), 
indicating metallic behavior. A maximum of the series resistance is clearly observed, for #T1 (2129) close to room 
temperature, for cells #T3 (1004) at 200-250 K. Beyond that temperature the series resistance decreases indicating a 
semiconducting behavior. 
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For the overfired cell #T4 (2111) the series resistance data scattered at low temperatures (~80 K), beyond 200 K a 
semiconducting behavior is seen and the series resistance decreases with increasing temperature (Fig. 6b). It 
appears, however, that even at low temperature metallic behavior is seen.  
We consider this data to be highly interesting but still preliminary, additional measurements of this kind have 
been and will be carried out and will be summarized in a further paper. At low temperatures the series resistance 
increases linearly with temperature (Fig. 6a, c and d) indicating that a quasi metallic current path might exist with a 
small number of low resistance contacts,. These contacts could be selected  Ag precipitates at the metallization 
interface that have shorts via the glass layer to the Ag bulk metallization. In this context note the important findings 
with respect to the crystallite formation in the companion paper [2]. At higher temperatures, approaching room 
temperature, the series resistance increases moderately with temperature and switches to a semiconducting behavior. 
We interpret this as a large density of medium resistance current paths which have less resistivity than the few 
metallic contacts being responsible for the low temperature behavior. We assume that this medium resistance current 
paths might be the glass layer together with its metallic precipitates (colloids).  
These measurements are the first temperature dependent measurements of the series resistance of solar cells in 
that temperature range. Both their absolute values and their temperature dependence are of great importance for a 
more detailed understanding of the relevant current paths. Together with the results presented in the next section 
convincing evidence was obtained that  the glass layer decorated with Ag colloids is essential for the current path. 
 
3.2. Planar cells on FZ grown Si substrates 
Within the MikroSol project cells were fabricated on planar FZ-grown Si substrates. Substrates with different 
crystallographic orientation were used to study the influence of the paste, the orientation of the Si surface and the 
processing conditions. Planar cells represent important model systems to investigate the influence of the surface 
orientation of the substrate on the electrical and microstructural properties. 
3.2.1. Dark current measurements 
 
Fig.7 shows results of temperature dependent dark current measurements of two planar cells, one being a ¢100² Si 
substrate processed with paste FSP1, the other being a ¢111² Si substrate with paste FSP3. With these two samples 
we could prove the large differences observed in electrical properties and could directly correlate these differences 
to the observed microstructure found at the metallization interface. Investigations on additional planar cells confirm 
these results but will not be shown here. 
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(a) 
 
(b) 
 
(c ) 
 
(d) 
 
(e) 
 
(f) 
 
(g) 
 
(h) 
Fig. 7.  Linear (a, b) and semi-logarithmic (c, d) plots of the dark current of small planar cells processed with FSP1 and Si ¢100² orientation (#P1 
(1236))  and FSP 3 and Si ¢111² orientation (#P3 (1111)) at 80 K  (a, c) and 300 K (b, d). Temperature dependent semi-logarithmic plot of the 
dark current for small planar cells processed with FSP1 (e) and FSP 3 (f). The microstructure at the interface is markedly different for the two 
cells: Pyramidal Ag crystallites at the interface for cells on Si ¢100² oriented substrates (g), no pyramidal Ag-crystallites but a large density of Ag 
colloids in the glass layer for Si ¢111² oriented substrates (h).  
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The differences in electrical properties between the two planar cells is clearly seen in the linear I-V curves (Fig. 
7a and b) at 80 K and 300 K respectively. The cell processed on ¢111² oriented Si with FSP3 has a significantly 
smaller series resistance as compared to the cell processed on ¢100² oriented Si with FSP1. The series resistance is 
related to the contact resistance, which is significantly larger for cells processed with paste FSP1. The larger contact 
resistance of cells processed with FSP1 was shown already for textured cells (Table 1). The semi-logarithmic plots 
of the I-V curves are shown for comparison in Fig. 7c and d, for 80 K and 300 K. The differences between the cells 
appear more pronounced at 80 K than at 300 K. Note the kink appearing beyond 1 V and the current at low voltages 
for which the two different cells show markedly different properties.  The complete set of temperature dependent  I-
V curves are shown in Fig. 7e and f for sample #P1 (1236) (¢100²  Si, FSP1) and sample #P3 (1111) (¢111² Si, 
FSP3). In Fig. 7g and h the different microstructure at the metallization interface is shown.  
Cell #P1 (1236) contains pyramidal Ag crystallites in direct contact with the emitter but only a small density of 
colloids in the glass layer, whereas cell #P3 (1111) does not contain Ag crystallites but yields a high density of Ag 
colloids in the glass layer. A more detailed analysis of the microstructure of these two samples is given in the 
companion paper [2].   
3.2.2. Contact resistance measurements 
 
The contact resistance of the textured and planar cells were measured by TLM at Fraunhofer ISE in Freiburg [12] 
and are partly shown in Fig. 8. It could be shown that planar cells, i.e. shiny etched cells with ¢111² oriented Si 
surfaces yielded low contact resistances, in fact lower than those deposited on planar, shiny etched cells with ¢100² 
surfaces orientation. Also, the contact resistance of such ¢111² oriented cells were in the same range as that of 
textured cells. 
Typical values for contact resistances at room temperature for ¢111² oriented Si surfaces were 5 m cm2, 
whereas for ¢100² orientation the contact resistance was found beyond 15 m cm2. Note the increased value of the 
contact resistance for paste FSP1, in accordance with the data shown in Table 1. To our knowledge these are the first 
combined measurements proving the large anisotropy of the Si surface both with respect to contact resistance and 
microstructure. Also we would like to point out that such high quality metallization yielding low contact resistance 
on planar ¢111² Si have not been published before. 
Detailed analysis of the microstructure of these contacts were summarized in the companion paper [2] clearly 
showing that different microstructures were established at these interfaces driven by thermodynamics: ¢100² 
surfaces yielded pyramidal Ag crystallites at the emitter and a small density of Ag colloids in the glass layer 
whereas ¢111² surfaces yielded no pyramidal Ag crystallites and a large density of Ag colloids in the glass layer. 
Microstructural analysis on 5 different planar cells (3 cells ¢100² oriented, 2 cells ¢111² oriented) confirmed the 
results shown in Fig. 7. For this five cells three different pastes were used ¢100² : FSP0, FSP1, FSP3, ¢111² : FSP0, 
FSP3). Also supported by the results from literature [3, 4], which used different pastes than we did, it was concluded 
that the orientation of the Si substrate determines the formation of pyramidal Ag crystallites. 
Combining these results we can conclude that ¢111² oriented Si surfaces yield low contact resistance even if no  
pyramidal Ag crystallites are present at the interface. Therefore, pyramidal Ag crystallites are not necessary for 
providing a low resistance current path at room temperature in ¢111² oriented Si surfaces.  
In the literature the correlation of the Ag microstructure for different orientations of the Si substrate and the 
contact resistance was not investigated [3,4] or not explained properly [5]. 
Cabrera et al. [5] found an increase of the contact resistance of <100> planar Si as compared to textured, which 
fully agrees with our observations. However, they did not give any explanation for this increased contact resistance 
with respect to the microstructure. The results of Cabrera have been interpreted by others in such a way that a strong 
paste dependence of the contact resistance was claimed for <100> planar samples. We do not believe that this 
conclusion is right: if the ratio of the contact resistances of textured vs. planar samples is considered, the effect of 
paste on this ratio is only about a factor of 2. It just indicates that the effect of paste is small (factor of 2) and that the 
effect of Si surface orientation is the dominant quantity setting the ratio of the contact resistance of planar (100) 
oriented vs. textured cells with (111) faces between 12,5 and 25. 
Our microstructural analysis on 5 different planar cells processed with three different pastes (3 cells ¢100² 
oriented, 2 cells ¢111² oriented) confirmed the results [2]: the orientation of the Si determines the microstructure of 
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Ag nanocrystals, whether pyramidal Ag crystallites are formed. On <111> Si Ag pyramidal crystallites were not 
found for any of the pastes.  
Textured ¢100² Si wafers containing (111) oriented pyramidal surfaces contain Ag colloids in the glass layer, as 
shown by our microstructural analysis, but also contain pyramidal Ag crystallites at edges or intersections of {111} 
planes forming the Si pyramids. Their contact resistance was found to be in the range of planar cells with a (111) Si 
surface. Therefore, it is assumed that the low contact resistance of the textured samples is due to lens shaped Ag 
particles and the Ag colloids in the glass layer. Indeed we could prove a new finding that the small contact 
resistance correlates with a continuous glass layer and a large density of colloids in that glass layer. As a 
consequence pyramidal Ag crystallites are not considered necessary for yielding low contact resistance in textured 
cells. For the glass layer a percolative current path over the Ag colloids is assumed [13,14]. 
 
The results on the temperature dependent series resistance (Fig. 6) seems to confirm this finding: at room 
temperature a semiconducting behavior of the series resistance is seen that is related to the properties of the glass 
layer and would prove that the glass layer is part of the current path.   
 
Fig. 8. Specific contact resistance of textured and planar cells processed with different pastes and different surface orientation of planar cells [9].  
4. Conclusions 
Microstructural and electrical properties of textured mono-crystalline industrial Cz-grown Si p-type solar cells 
were investigated within the MikroSol project. The microstructure was examined by means of SEM and TEM 
analysis. Cells with different front side pastes, processing parameters and substrate orientation were electrically 
characterized especially with regard to the series and contact resistance. The microstructural analysis by SEM and 
TEM can be applied to the contact region, but does not yield significant results for the emitter and space charge 
region. Therefore, the combined microstructure analysis, contact resistance at room temperature and temperature 
dependent I-V measurements yield a complete characterization of the solar cells.   
 Electrical measurements were carried out in an optical cryostat in the temperature range between 80 K and room 
temperature providing new results that were not reported before: (i) a large hysteresis in VOC at 80 K was found for a 
cell that was overfired, the otherwise identical cell processed at optimum temperature yielded no hysteresis in VOC.  
(ii) Dark current I-V curves yielded significantly different I-V curves for cells processed with different pastes, 
differences in the I-V curves increased with decreasing temperature. (iii) The temperature dependent series 
resistance was determined from I-V curves acquired with and without illumination. At low temperatures (80 K) a 
metallic behavior was seen that switched to a semiconducting behavior close to room temperature.  
Planar cells on float zone grown Si were also investigated for two different surface orientations, i.e. Si in ¢100² 
and ¢111² orientation. Microstructure analysis of cells processed with different pastes on ¢100² and ¢111² Si 
substrates yielded consistent results with respect to the formation of pyramidal Ag crystallites described in more 
detail in a second paper presented at this workshop. As a result it could be shown that the orientation of the Si 
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surface controls the microstructure of the Ag precipitation: pyramidal Ag crystallites in direct contact with the 
emitter form only in ¢100² orientation, the density of Ag colloids in the glass layer is significantly larger in the ¢111² 
orientation, however, no pyramidal Ag crystallites were observed for this orientation.  From microstructural analysis 
of five different planar cells it was concluded that the surface orientation determines the formation of pyramidal Ag 
crystallites and not the paste. 
Combined contact resistance measurements and microstructural analysis were carried out for planar cells 
processed on ¢100² and ¢111² oriented Si substrates: (i) Planar ¢111² oriented cells yielded a significantly smaller 
contact resistance than cells with planar ¢100² orientation. Solar cells with textured surfaces yielded contact 
resistances close to that of planar cells with ¢111² orientation. (ii) Microstructural analysis yielded pyramidal Ag 
crystallites only on planar <100> but not on planar <111> oriented Si substrates. 
Combining these two findings (i) and (ii) it is concluded that pyramidal Ag crystallites are not necessary for 
contacts yielding low contact resistance. Instead, lens shaped Ag precipitates together with a high density of Ag 
colloids in the glass layer yield low contact resistance, as found for <111> oriented Si surfaces. 
With this paper we provide convincing evidence that electrical properties of solar cells in the investigated 
temperature range are essential for a more fundamental understanding of the structure property correlation of the 
metallization and the relevant current path of the cells. 
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